blob: 3987e7a0211e570249a1d065fb8f53fe087bfe05 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
|
/*++
Copyright (c) 1993 Digital Equipment Corporation
Module Name:
alpharef.h
Abstract:
This module defines the reference hardware definitions for Alpha AXP
platforms. Any platform that adheres to these interfaces will be
capable of running all of the common drivers.
Author:
Joe Notarangelo 15-Feb-1993
Revision History:
John DeRosa [DEC] 2-July-1993
Added firmware vendor call definitions that are generic to all Alpha
platforms.
--*/
#ifndef _ALPHAREF_
#define _ALPHAREF_
//
// Define interesting device addresses.
//
#define KEYBOARD_PHYSICAL_BASE 0x60
//
// Define DMA device channels.
//
#define SCSI_CHANNEL 0x0 // SCSI DMA channel number
#define FLOPPY_CHANNEL 0x2 // Floppy DMA channel
#define SOUND_CHANNEL_A 0x2 // Sound DMA channel A
#define SOUND_CHANNEL_B 0x3 // Sound DMA channel B
//
// Define the interrupt request levels.
//
#define FLOPPY_LEVEL 6 // The floppy
#define CLOCK_LEVEL 5 // Interval clock level
#define PROFILE_LEVEL 3 // Profiling level
#define PCI_DEVICE_LEVEL 3 // PCI bus interrupt level
#define EISA_DEVICE_LEVEL 3 // EISA bus interrupt level
#define ISA_DEVICE_LEVEL 3 // ISA bus interrupt level
#define DEVICE_LEVEL 3 // Generic device interrupt level
#define DEVICE_LOW_LEVEL 3 // I/O device interrupt level low
#define DEVICE_HIGH_LEVEL 4 // I/O device interrupt level high
#define IPI_LEVEL 6 // Inter-processor interrupt level
#define POWER_LEVEL 7 // Powerfail level
#define EISA_NMI_LEVEL POWER_LEVEL // Eisa NMI failures
#define CLOCK2_LEVEL CLOCK_LEVEL //
//
// Define EISA device interrupt vectors.
//
#define EISA_VECTORS 48
//
// Define the EISA interrupt request levels. Levels 1,8 and 13 are not
// defined. Level 0 is also the timer. Level 2 is not assignable because
// it receives the vector from the second PIC bank.
//
#define EISA_IRQL0_VECTOR (0 + EISA_VECTORS) // Eisa interrupt request level 0
#define EISA_IRQL3_VECTOR (3 + EISA_VECTORS)
#define EISA_IRQL4_VECTOR (4 + EISA_VECTORS)
#define EISA_IRQL5_VECTOR (5 + EISA_VECTORS)
#define EISA_IRQL6_VECTOR (6 + EISA_VECTORS)
#define EISA_IRQL7_VECTOR (7 + EISA_VECTORS)
#define EISA_IRQL9_VECTOR (9 + EISA_VECTORS)
#define EISA_IRQL10_VECTOR (10 + EISA_VECTOR)
#define EISA_IRQL11_VECTOR (11 + EISA_VECTORS)
#define EISA_IRQL12_VECTOR (12 + EISA_VECTORS)
#define EISA_IRQL14_VECTOR (14 + EISA_VECTORS)
#define EISA_IRQL15_VECTOR (15 + EISA_VECTORS)
#define MAXIMUM_EISA_VECTOR (16 + EISA_VECTORS) // maximum EISA vector
//
// The parallel port is at IRQL1 by default.
//
#define PARALLEL_VECTOR (1 + EISA_VECTORS) // Parallel device interrupt vector
//
// Define ISA device interrupt vectors.
//
#define ISA_VECTORS 48
#define KEYBOARD_VECTOR 1
#define MOUSE_VECTOR 12
//
// Define the EISA interrupt request levels. Levels 1,8 and 13 are not
// defined. Level 0 is also the timer. Level 2 is not assignable because
// it receives the vector from the second PIC bank.
//
#define ISA_IRQL0_VECTOR (0 + ISA_VECTORS)
#define ISA_IRQL3_VECTOR (3 + ISA_VECTORS)
#define ISA_IRQL4_VECTOR (4 + ISA_VECTORS)
#define ISA_IRQL5_VECTOR (5 + ISA_VECTORS)
#define ISA_IRQL6_VECTOR (6 + ISA_VECTORS)
#define ISA_IRQL7_VECTOR (7 + ISA_VECTORS)
#define ISA_IRQL9_VECTOR (9 + ISA_VECTORS)
#define ISA_IRQL10_VECTOR (10 + ISA_VECTORS)
#define ISA_IRQL11_VECTOR (11 + ISA_VECTORS)
#define ISA_IRQL12_VECTOR (12 + ISA_VECTORS)
#define ISA_IRQL14_VECTOR (14 + ISA_VECTORS)
#define ISA_IRQL15_VECTOR (15 + ISA_VECTORS)
#define MAXIMUM_ISA_VECTOR (16 + ISA_VECTORS) // maximum ISA vector
//
// Define PCI device interrupt vectors.
//
#define PCI_VECTORS 100
#define MAXIMUM_PCI_VECTOR (64 + PCI_VECTORS) // maximum PCI vector
//
// Define I/O device interrupt level.
//
//
// Define device interrupt vectors.
//
#define DEVICE_VECTORS 0 // starting builtin device vector
#define PASSIVE_VECTOR (0) // Passive release vector
#define APC_VECTOR (1) // APC Interrupt vector
#define DISPATCH_VECTOR (2) // Dispatch Interrupt vector
#define SERIAL_VECTOR (4 + DEVICE_VECTORS) // Serial device 1 interrupt vector
#define CLOCK_VECTOR (5 + DEVICE_VECTORS) // Clock interrupt vector
#define PC0_VECTOR (6 + DEVICE_VECTORS) // Performance counter 0
#define EISA_NMI_VECTOR (7 + DEVICE_VECTORS) // NMI vector
#define PC1_VECTOR (8 + DEVICE_VECTORS) // Performance counter 1
#define IPI_VECTOR (9 + DEVICE_VECTORS) // Inter-processor interrupt
#define PIC_VECTOR (10 + DEVICE_VECTORS) // Programmable Interrupt Ctrler
#define PC0_SECONDARY_VECTOR (11 + DEVICE_VECTORS) // Performance counter 0
#define ERROR_VECTOR (12 + DEVICE_VECTORS) // Error interrupt vector
#define PC1_SECONDARY_VECTOR (13 + DEVICE_VECTORS) // Performance counter 1
#define HALT_VECTOR (14 + DEVICE_VECTORS) // Halt Button interrupt vector
#define PC2_VECTOR (15 + DEVICE_VECTORS) // Performance counter 2
#define PC2_SECONDARY_VECTOR (16 + DEVICE_VECTORS) // Performance counter 2
#define PC4_VECTOR (17 + DEVICE_VECTORS) // Performance counter 4
#define PC5_VECTOR (18 + DEVICE_VECTORS) // Performance counter 5
#define CORRECTABLE_VECTOR (19 + DEVICE_VECTORS) //correctable
#define UNUSED_VECTOR (20 + DEVICE_VECTORS) // Highest possible builtin vector
#define MAXIMUM_BUILTIN_VECTOR UNUSED_VECTOR // maximum builtin vector
//
// The following vectors can be used for primary processor interrupt
// dispatch.
//
#define PRIMARY_VECTORS (20)
#define PRIMARY0_VECTOR (0 + PRIMARY_VECTORS)
#define PRIMARY1_VECTOR (1 + PRIMARY_VECTORS)
#define PRIMARY2_VECTOR (2 + PRIMARY_VECTORS)
#define PRIMARY3_VECTOR (3 + PRIMARY_VECTORS)
#define PRIMARY4_VECTOR (4 + PRIMARY_VECTORS)
#define PRIMARY5_VECTOR (5 + PRIMARY_VECTORS)
#define PRIMARY6_VECTOR (6 + PRIMARY_VECTORS)
#define PRIMARY7_VECTOR (7 + PRIMARY_VECTORS)
#define PRIMARY8_VECTOR (8 + PRIMARY_VECTORS)
#define PRIMARY9_VECTOR (9 + PRIMARY_VECTORS)
//
// Define profile intervals.
//
#define DEFAULT_PROFILE_COUNT 0x40000000 // ~= 20 seconds @50mhz
#define DEFAULT_PROFILE_INTERVAL (10 * 500) // 500 microseconds
#define MAXIMUM_PROFILE_INTERVAL (10 * 1000 * 1000) // 1 second
#define MINIMUM_PROFILE_INTERVAL (10 * 40) // 40 microseconds
//
// Define the QVA selector bits which indicate an address is a
// "QVA" - quasi-virtual address.
//
#define QVA_ENABLE 0xA0000000
#endif // _ALPHAREF_
|
