1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
|
/*
************************************************************************
*
* COMM.h
*
* IRMINI Infrared Serial NDIS Miniport driver.
*
* (C) Copyright 1996 Microsoft Corp.
*
*
* (ep)
*
*************************************************************************
*/
#ifndef COMM_H
#define COMM_H
/*
* Size of the 16550 read and write FIFOs
*/
#define FIFO_SIZE 16
/*
* The programming interface to a UART (COM serial port)
* consists of eight consecutive registers.
* These are the port offsets from the UART's base I/O address.
*/
typedef enum comPortRegOffsets {
XFER_REG_OFFSET = 0,
INT_ENABLE_REG_OFFSET = 1,
INT_ID_AND_FIFO_CNTRL_REG_OFFSET = 2,
LINE_CONTROL_REG_OFFSET = 3,
MODEM_CONTROL_REG_OFFSET = 4,
LINE_STAT_REG_OFFSET = 5,
MODEM_STAT_REG_OFFSET = 6,
SCRATCH_REG_OFFSET = 7
} comPortRegOffset;
/*
* Bits in the UART Interrupt-Id register.
*/
#define INTID_INTERRUPT_NOT_PENDING (UCHAR)(1 << 0)
/*
* Values for bits 2-1 of Interrupt-Id register:
* 00 Modem Stat reg interrupt
* 01 Transmitter holding reg interrupt
* 10 Receive data ready interrupt
* 11 Receive line status interrupt
*
*/
#define INTID_INTIDMASK (UCHAR)(3 << 1)
#define INTID_MODEMSTAT_INT (UCHAR)(0 << 1)
#define INTID_XMITREG_INT (UCHAR)(1 << 1)
#define INTID_RCVDATAREADY_INT (UCHAR)(2 << 1)
#define INTID_RCVLINESTAT_INT (UCHAR)(3 << 1)
/*
* Bits in the UART line-status register.
*/
#define LINESTAT_DATAREADY (UCHAR)(1 << 0)
#define LINESTAT_OVERRUNERROR (UCHAR)(1 << 1)
#define LINESTAT_PARITYERROR (UCHAR)(1 << 2)
#define LINESTAT_FRAMINGERROR (UCHAR)(1 << 3)
#define LINESTAT_BREAK (UCHAR)(1 << 4)
#define LINESTAT_XMIT_HOLDING_REG_EMPTY (UCHAR)(1 << 5)
#define LINESTAT_XMIT_SHIFT_AND_HOLDING_REG_EMPTY (UCHAR)(1 << 6)
/*
* These are bits in the UART's interrupt-enable register (INT_ENABLE_REG_OFFSET).
*/
#define DATA_AVAIL_INT_ENABLE (1 << 0)
#define READY_FOR_XMIT_INT_ENABLE (1 << 1)
#define RCV_LINE_STAT_INT_ENABLE (1 << 2)
#define MODEM_STAT_INT_ENABLE (1 << 3)
#define RCV_MODE_INTS_ENABLE (DATA_AVAIL_INT_ENABLE)
#define XMIT_MODE_INTS_ENABLE (READY_FOR_XMIT_INT_ENABLE|DATA_AVAIL_INT_ENABLE)
#define ALL_INTS_ENABLE (RCV_MODE_INTS_ENABLE | XMIT_MODE_INTS_ENABLE)
#define ALL_INTS_DISABLE 0
/*
* Some UART transceivers have minor differences which require
* special treatment. We'll get the actual type out of the
* registry.
*
* Note that this enumeration must match that in irmini.inf.
*/
typedef enum irTransceiverType {
STANDARD_UART = 0,
ESI_9680 = 1,
ACTISYS_220L = 2,
CRYSTAL = 3,
ADAPTEC = 4,
PARALLAX = 5,
NSC_DEMO_BD = 6, // NSC PC87108 demo board
NUM_TRANSCEIVER_TYPES
} irTransceiverType;
/*
* These are fine-tuning parameters for the COM port ISR.
* Number of times we poll a COM port register waiting
* for a value which may/must appear.
*/
#define REG_POLL_LOOPS 2
#define REG_TIMEOUT_LOOPS 1000000
typedef enum {
STATE_INIT = 0,
STATE_GOT_BOF,
STATE_ACCEPTING,
STATE_ESC_SEQUENCE,
STATE_SAW_EOF,
STATE_CLEANUP
} portRcvState;
/*
* This is the information that we need to keep for each COMM port.
*/
typedef struct {
/*
* HW resource settings for COM port.
*/
UINT irq;
UINT ioBase;
/*
* Is this COM port a 16550 with a 16-byte FIFO or
* a 16450/8250 with no FIFO ?
*/
BOOLEAN haveFIFO;
/*
* Data for our rcv state machine.
*/
UCHAR rawBuf[FIFO_SIZE];
PUCHAR readBuf;
UINT readBufPos;
portRcvState rcvState;
/*
* Data for send state machine
*/
UCHAR writeBuf[MAX_IRDA_DATA_SIZE];
UINT writeBufPos;
UINT writeBufLen;
BOOLEAN writePending;
/*
* Dongle or part-specific information
*/
dongleCapabilities hwCaps;
UINT dongleContext;
} comPortInfo;
extern USHORT comPortIOBase[];
/*
*************************************************************************
* GetCOMPort
*************************************************************************
*/
UCHAR __inline GetCOMPort(UINT comBase, comPortRegOffset portOffset)
{
UCHAR val;
NdisRawReadPortUchar(comBase+portOffset, &val);
return val;
}
/*
*************************************************************************
* SetCOMPort
*************************************************************************
*/
VOID __inline SetCOMPort(UINT comBase, comPortRegOffset portOffset, UCHAR val)
{
NdisRawWritePortUchar(comBase+portOffset, val);
}
#endif COMM_H
|
