1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
|
#if defined(R4000)
//#pragma comment(exestr, "$Header: /usr4/winnt/SOURCES/halpcims/src/hal/halsnipm/mips/RCS/x4misc.s,v 1.4 1996/02/23 17:55:12 pierre Exp $")
// TITLE("Misc R4000 Functions")
//++
//
// Copyright (c) 1994 Siemens Nixdorf Informationssysteme AG
//
// Module Name:
//
// x4misc.s
//
// Abstract:
//
// This module implements some R4000 basic register access routines
//
// Environment:
//
// Kernel mode only.
//
//--
#include "halmips.h"
#include "SNIdef.h"
#define STATUS_DE 0x10000 // Disable Cache error ands ECC Errors bit
#define STATUS_IE 0x00001 // Interrupt Enable/Disable Bit
#define STATUS_KX 0x80
#define UNCACHED 0x2
#define CACHABLE_NONCOHERENT 0x3
#define CACHABLE_COHERENT_EXCLUSIVE 0x4
#define CACHABLE_COHERENT_EXCLUSIVE_ON_WRITE 0x5
#define CACHABLE_COHERENT_UPDATE_ON_WRITE 0x6
SBTTL("Get R4000 Status Register")
//++
//
// ULONG
// HalpGetStatusRegister(
// VOID
// )
//
// Routine Description:
//
// This function returns the current value of the status register
//
//
// Arguments:
//
// None.
//
// Return Value:
//
// The value of the Status register.
//
//--
LEAF_ENTRY(HalpGetStatusRegister)
.set noreorder
.set noat
mfc0 v0,psr // get current PSR
nop // fill
nop
nop
nop
.set at
.set reorder
j ra // return
.end HalpGetStatusRegister
SBTTL("Set R4000 Status Register")
//++
//
// ULONG
// HalpSetStatusRegister(
// VOID
// )
//
// Routine Description:
//
// This function sets the status register
//
//
// Arguments:
//
// None.
//
// Return Value:
//
// The previous value of the Status register.
//
//--
LEAF_ENTRY(HalpSetStatusRegister)
.set noreorder
.set noat
mfc0 v0,psr // get current (old)PSR
nop // fill
nop
nop
nop
mtc0 a0,psr
.set at
.set reorder
j ra // return
.end HalpSetStatusRegister
SBTTL("Get R4000 Cause Register")
//++
//
// ULONG
// HalpGetCauseRegister(
// VOID
// )
//
// Routine Description:
//
// This function returns the current value of the cause register
//
//
// Arguments:
//
// None.
//
// Return Value:
//
// The value of the cause register.
//
//--
LEAF_ENTRY(HalpGetCauseRegister)
.set noreorder
.set noat
mfc0 v0,cause // get current cause
nop // fill
nop
nop
nop
.set at
.set reorder
j ra // return
.end HalpGetCauseRegister
SBTTL("Set R4000 Cause Register")
//++
//
// ULONG
// HalpSetCauseRegister(
// VOID
// )
//
// Routine Description:
//
// This function sets the Cause register
//
//
// Arguments:
//
// None.
//
// Return Value:
//
// The previous value of the Cause register.
//
//--
LEAF_ENTRY(HalpSetCauseRegister)
.set noreorder
.set noat
mfc0 v0,cause // get current (old)Cause
nop // fill
nop
nop
nop
mtc0 a0,cause
nop
nop
nop
.set at
.set reorder
j ra // return
.end HalpSetCauseRegister
SBTTL("Get R4000 Config Register")
//++
//
// ULONG
// HalpGetConfigRegister(
// VOID
// )
//
// Routine Description:
//
// This function returns the current value of the Config register
//
//
// Arguments:
//
// None.
//
// Return Value:
//
// The value of the Config register.
//
//--
LEAF_ENTRY(HalpGetConfigRegister)
.set noreorder
.set noat
mfc0 v0,config // get current Config
nop // fill
nop
nop
nop
.set at
.set reorder
j ra // return
.end HalpGetConfigRegister
SBTTL("Set R4000 Config Register")
//++
//
// ULONG
// HalpSetConfigRegister(
// VOID
// )
//
// Routine Description:
//
// This function sets the R4000 Config register
//
//
// Arguments:
//
// None.
//
// Return Value:
//
// The previous value of the Config register.
//
//--
LEAF_ENTRY(HalpSetConfigRegister)
.set noreorder
.set noat
mfc0 v0,config // get current (old)Config
nop // fill
nop
nop
nop
mtc0 a0,config
nop
nop
nop
nop
.set at
.set reorder
j ra // return
.end HalpSetConfigRegister
#endif
//++
//
// ULONG
// HalpDisableInterrupts(
// VOID
// )
//
// Routine Description:
//
// This function is called to disable interrupts after a PCI error interrupt,
// The machine is then stopped by a KeBugCheckEx().
// This is indispensable for MATROX boards....
//
// Arguments:
//
// None.
//
// Return Value:
//
// None.
//
//--
LEAF_ENTRY(HalpDisableInterrupts)
//
// Perform power management enabling.
//
.set noreorder
mfc0 v0,psr // get current PSR
nop // fill
and v0, v0, ~(STATUS_IE) // disable Interrupts
mtc0 v0,psr // enable interrupts
.set reorder
10: j ra
.end HalpDisableInterrupts
//++
//
// ULONG
// HalpFindEccAddr(
// ULONG Addr, // from ECC Error Asic Register
// PVOID ErrStatusRegister, // register which indicates parity and Ecc error
// PVOID ErrStatusBits // bits which indicates errors in the previous register
// )
//
// Routine Description:
//
// This function is called to find the real physical address where the error occurs,
// The Ecc Error Asic register contains the block address where the error address is.
// To get ride of memory above 0x10000000, we use 64bits addressing capabilities of
// the processor.
// To detect the faulty address, we read all the block of data, word by word...
//
// Arguments:
//
// None.
//
// Return Value:
//
// None.
//
//--
LEAF_ENTRY(HalpFindEccAddr)
.set noreorder
// adjust addr to a cache line
lw t4,KiPcr + PcFirstLevelDcacheFillSize(zero) // get 1st fill size
subu t3,t4,1
nor t3,t3,zero
and a0,a0,t3
// generate 64 bits addr
mfc0 t1,psr // get current PSR saved in t1
nop // fill
and v0, t1, ~(STATUS_IE) // disable Interrupts
// or v0, v0, PSR_KX // 64 bits adressing in kernel
mtc0 v0,psr // enable interrupts
nop
nop
nop
li t0,0x90000000
.word 0x0008403c // dsll32 t0,t0,zero
or a0,a0,t0 // beginning KSEG1 addr in 64bits
daddu t0,a0,t4 // ending KSEG1 addr in 64bits
or v0, v0, STATUS_KX // 64 bits adressing in kernel
mtc0 v0,psr
nop
nop
nop
// reading loop
1: lw t8,0(a0)
nop
sync
lw t8,0(a1) // PCI Error Status
nop
sync
and t9,t8,a2 // test memory/ecc error bits
nop
beq t9,zero,2f
nop
// addr found
move v0,a0
j 10f
nop
2: // addr not found => continue loop
daddiu a0,4 // word by word
bltu a0,t0,1b
nop
li v0,-1 // end of the loop - no addr found!
10:
mtc0 t1,psr // enable interrupts + back to 32bits addressing
nop
nop
nop
.set reorder
j ra
.end HalpFindEccAddr
|
