diff options
| author | bunnei <bunneidev@gmail.com> | 2019-09-04 04:34:34 +0200 |
|---|---|---|
| committer | GitHub <noreply@github.com> | 2019-09-04 04:34:34 +0200 |
| commit | d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f (patch) | |
| tree | 1fb7ff5b8cb70eb4887132086530b306f8bbe059 | |
| parent | Merge pull request #2826 from ReinUsesLisp/macro-binding (diff) | |
| parent | float_set_predicate: Add missing negation bit for the second operand (diff) | |
| download | yuzu-d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f.tar yuzu-d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f.tar.gz yuzu-d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f.tar.bz2 yuzu-d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f.tar.lz yuzu-d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f.tar.xz yuzu-d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f.tar.zst yuzu-d4f33b822bbb4ced7d1e23c39f2da1c7d7bb725f.zip | |
| -rw-r--r-- | src/video_core/engines/shader_bytecode.h | 1 | ||||
| -rw-r--r-- | src/video_core/shader/decode/float_set_predicate.cpp | 9 |
2 files changed, 6 insertions, 4 deletions
diff --git a/src/video_core/engines/shader_bytecode.h b/src/video_core/engines/shader_bytecode.h index bc8c2a1c5..ba28ff51c 100644 --- a/src/video_core/engines/shader_bytecode.h +++ b/src/video_core/engines/shader_bytecode.h @@ -886,6 +886,7 @@ union Instruction { union { BitField<0, 3, u64> pred0; BitField<3, 3, u64> pred3; + BitField<6, 1, u64> neg_b; BitField<7, 1, u64> abs_a; BitField<39, 3, u64> pred39; BitField<42, 1, u64> neg_pred; diff --git a/src/video_core/shader/decode/float_set_predicate.cpp b/src/video_core/shader/decode/float_set_predicate.cpp index 34854fcca..200c2c983 100644 --- a/src/video_core/shader/decode/float_set_predicate.cpp +++ b/src/video_core/shader/decode/float_set_predicate.cpp @@ -17,8 +17,8 @@ using Tegra::Shader::Pred; u32 ShaderIR::DecodeFloatSetPredicate(NodeBlock& bb, u32 pc) { const Instruction instr = {program_code[pc]}; - const Node op_a = GetOperandAbsNegFloat(GetRegister(instr.gpr8), instr.fsetp.abs_a != 0, - instr.fsetp.neg_a != 0); + Node op_a = GetOperandAbsNegFloat(GetRegister(instr.gpr8), instr.fsetp.abs_a != 0, + instr.fsetp.neg_a != 0); Node op_b = [&]() { if (instr.is_b_imm) { return GetImmediate19(instr); @@ -28,12 +28,13 @@ u32 ShaderIR::DecodeFloatSetPredicate(NodeBlock& bb, u32 pc) { return GetConstBuffer(instr.cbuf34.index, instr.cbuf34.GetOffset()); } }(); - op_b = GetOperandAbsNegFloat(op_b, instr.fsetp.abs_b, false); + op_b = GetOperandAbsNegFloat(std::move(op_b), instr.fsetp.abs_b, instr.fsetp.neg_b); // We can't use the constant predicate as destination. ASSERT(instr.fsetp.pred3 != static_cast<u64>(Pred::UnusedIndex)); - const Node predicate = GetPredicateComparisonFloat(instr.fsetp.cond, op_a, op_b); + const Node predicate = + GetPredicateComparisonFloat(instr.fsetp.cond, std::move(op_a), std::move(op_b)); const Node second_pred = GetPredicate(instr.fsetp.pred39, instr.fsetp.neg_pred != 0); const OperationCode combiner = GetPredicateCombiner(instr.fsetp.op); |