diff options
| author | Fernando Sahmkow <fsahmkow27@gmail.com> | 2022-11-06 15:19:08 +0100 |
|---|---|---|
| committer | Fernando Sahmkow <fsahmkow27@gmail.com> | 2022-11-24 20:35:44 +0100 |
| commit | 7356ab1de6ab7336da426b9176daafb3ebb503f5 (patch) | |
| tree | d5d348714633de2a1788bc0d114b32045f24f7f8 /src/video_core/gpu.h | |
| parent | MaxwellDMA: Implement BlockLinear to BlockLinear copies. (diff) | |
| download | yuzu-7356ab1de6ab7336da426b9176daafb3ebb503f5.tar yuzu-7356ab1de6ab7336da426b9176daafb3ebb503f5.tar.gz yuzu-7356ab1de6ab7336da426b9176daafb3ebb503f5.tar.bz2 yuzu-7356ab1de6ab7336da426b9176daafb3ebb503f5.tar.lz yuzu-7356ab1de6ab7336da426b9176daafb3ebb503f5.tar.xz yuzu-7356ab1de6ab7336da426b9176daafb3ebb503f5.tar.zst yuzu-7356ab1de6ab7336da426b9176daafb3ebb503f5.zip | |
Diffstat (limited to 'src/video_core/gpu.h')
| -rw-r--r-- | src/video_core/gpu.h | 14 |
1 files changed, 7 insertions, 7 deletions
diff --git a/src/video_core/gpu.h b/src/video_core/gpu.h index 87ebf2054..8a871593a 100644 --- a/src/video_core/gpu.h +++ b/src/video_core/gpu.h @@ -27,12 +27,12 @@ struct CommandList; // TODO: Implement the commented ones enum class RenderTargetFormat : u32 { NONE = 0x0, - R32B32G32A32_FLOAT = 0xC0, + R32G32B32A32_FLOAT = 0xC0, R32G32B32A32_SINT = 0xC1, R32G32B32A32_UINT = 0xC2, - // R32G32B32X32_FLOAT = 0xC3, - // R32G32B32X32_SINT = 0xC4, - // R32G32B32X32_UINT = 0xC5, + R32G32B32X32_FLOAT = 0xC3, + R32G32B32X32_SINT = 0xC4, + R32G32B32X32_UINT = 0xC5, R16G16B16A16_UNORM = 0xC6, R16G16B16A16_SNORM = 0xC7, R16G16B16A16_SINT = 0xC8, @@ -56,7 +56,7 @@ enum class RenderTargetFormat : u32 { R16G16_SINT = 0xDC, R16G16_UINT = 0xDD, R16G16_FLOAT = 0xDE, - // A2R10G10B10_UNORM = 0xDF, + A2R10G10B10_UNORM = 0xDF, B10G11R11_FLOAT = 0xE0, R32_SINT = 0xE3, R32_UINT = 0xE4, @@ -79,11 +79,11 @@ enum class RenderTargetFormat : u32 { R8_SINT = 0xF5, R8_UINT = 0xF6, - /* - A8_UNORM = 0xF7, + // A8_UNORM = 0xF7, X1R5G5B5_UNORM = 0xF8, X8B8G8R8_UNORM = 0xF9, X8B8G8R8_SRGB = 0xFA, + /* Z1R5G5B5_UNORM = 0xFB, O1R5G5B5_UNORM = 0xFC, Z8R8G8B8_UNORM = 0xFD, |