summaryrefslogtreecommitdiffstats
path: root/src/video_core
diff options
context:
space:
mode:
authorLioncash <mathew1800@gmail.com>2018-08-25 01:58:02 +0200
committerLioncash <mathew1800@gmail.com>2018-08-25 01:58:05 +0200
commit20800f2df720be274f49343ccfec18d750dbeee1 (patch)
treeccb20ae97c2ce63bd431f2e0df8990ea40e44d88 /src/video_core
parentPort #4013 from Citra: "Init logging sooner so we dont miss some logs on startup" (#1142) (diff)
downloadyuzu-20800f2df720be274f49343ccfec18d750dbeee1.tar
yuzu-20800f2df720be274f49343ccfec18d750dbeee1.tar.gz
yuzu-20800f2df720be274f49343ccfec18d750dbeee1.tar.bz2
yuzu-20800f2df720be274f49343ccfec18d750dbeee1.tar.lz
yuzu-20800f2df720be274f49343ccfec18d750dbeee1.tar.xz
yuzu-20800f2df720be274f49343ccfec18d750dbeee1.tar.zst
yuzu-20800f2df720be274f49343ccfec18d750dbeee1.zip
Diffstat (limited to 'src/video_core')
-rw-r--r--src/video_core/engines/maxwell_3d.cpp8
1 files changed, 4 insertions, 4 deletions
diff --git a/src/video_core/engines/maxwell_3d.cpp b/src/video_core/engines/maxwell_3d.cpp
index 68f91cc75..f32a79d7b 100644
--- a/src/video_core/engines/maxwell_3d.cpp
+++ b/src/video_core/engines/maxwell_3d.cpp
@@ -218,10 +218,6 @@ void Maxwell3D::DrawArrays() {
debug_context->OnEvent(Tegra::DebugContext::Event::IncomingPrimitiveBatch, nullptr);
}
- if (debug_context) {
- debug_context->OnEvent(Tegra::DebugContext::Event::FinishedPrimitiveBatch, nullptr);
- }
-
// Both instance configuration registers can not be set at the same time.
ASSERT_MSG(!regs.draw.instance_next || !regs.draw.instance_cont,
"Illegal combination of instancing parameters");
@@ -237,6 +233,10 @@ void Maxwell3D::DrawArrays() {
const bool is_indexed{regs.index_array.count && !regs.vertex_buffer.count};
rasterizer.AccelerateDrawBatch(is_indexed);
+ if (debug_context) {
+ debug_context->OnEvent(Tegra::DebugContext::Event::FinishedPrimitiveBatch, nullptr);
+ }
+
// TODO(bunnei): Below, we reset vertex count so that we can use these registers to determine if
// the game is trying to draw indexed or direct mode. This needs to be verified on HW still -
// it's possible that it is incorrect and that there is some other register used to specify the